Abstract: This paper presents a 32-channel compressive gammachirp filterbank chip based on hybrid stochastic/binary computation for area/power-efficient auditory signal processing. The gammachirp filter well expresses the performance of human auditory peripheral mechanism and can be used for hearing assisting devices and noise robust speech recognition systems. The stochastic gammachirp filters are designed using cascaded digital IIR filters, leading to areaefficient hardware thanks to a simple logic-gate implementation of multiplication. However, the signal variability due to random number sequences used in stochastic computation induces unwanted frequency components at each IIR filter, causing large noise signals at the output of the gammachirp filters. To reduce the noise signals, a fixed random-number-generation (FRNG) technique is introduced that provides the same random number sequence at every operation as opposed to different random number sequences used in a conventional stochastic filter. The FRNG technique mitigates the noise signals and hence increases the filter gains with short lengths of stochastic bit streams. In addition, gain-compression characteristics depending on input acoustic pressures known as human auditory effects are naturally realized by changing the lengths of the stochastic bit streams. The proposed filterbank chip is fabricated using Taiwan Semiconductor Manufacturing Company (TSMC) 65 nm CMOS process that achieves 715-2,585 μW with the chip area of 3.2 mm 2 , leading to the best power-area product per channel in comparison with conventional analog auditory filterbanks.
Introduction
Brainware (brain-inspired) computing and LSI (BLSI) implementations have recently been studied for image recognitions, leading to a significant cognition capability compared to a traditional computation based approach [1, 2] . In brainware auditory signal processing, gammatone filters [3, 4] and gammachirp filters [5] [6] [7] [8] are promising techniques for advanced speech communication systems as these filters exhibit similar responses to the impulse responses of basilar membrane. There are several applications, such as cochlear implants [9] [10] [11] [12] and noise robust speech recognitions [13] [14] [15] .
However, the gammachirp filters designed as an extension of the gammatone filters require high computational power because the functions are complicated. The VLSI implementations of the gammatone filters have been studied using analog [9, 10] or digital circuits [11] as the gammatone filters are also complicated. The analog implementations can achieve low-energy dissipation with CMOS scaling issues, while the digital implementations suffer from the hardware complexity due to a large number of multipliers. Recently, stochastic gammatone filters are presented in order to address these issues [12] . In contrast, the hardware implementation of the gammachirp filters has not been presented, to the best of our knowledge.
In this paper, we present an area/power-aware 32-channel compressive gammachirp filterbank chip based on stochastic computation using TSMC 65 nm CMOS general-purpose process. Stochastic computation [16, 17] is a purely-digital implementation technique that represents data as streams of random bits. Stochastic circuits can scale down with the advanced CMOS process, while a powerand-area hungry multiplier used in digital infinite impulse response (IIR) filters is realized using a simple logic gate. Using stochastic computation, the gammachirp filters are designed using a cascaded connection of the stochastic gammatone filters [12] and asymmetric compensation filters, where both filters are designed using cascaded 2nd-order IIR filters. However, the output signals of the stochastic gammachirp filters are with large noise as the noise signals are added at each IIR section due to randomness of stochastic computation. To address the issue, a fixed random-number-generation (FRNG) technique is introduced that mitigates the randomness and hence reduces the noise signals. This technique is similar to [18] that reuses random number sequences stored in a memory, where the hardware implementations are different. Using the FRNG technique, large gains (dynamic ranges) of the gammachirp filters are achieved with short lengths of stochastic bit streams. In addition, gaincompression characteristics depending on input acoustic pressures known as human auditory effects are naturally realized by changing the lengths of the stochastic bit streams. In comparison with the related works [19] [20] [21] , the proposed chip is the first silicon that realizes both asymmetric characteristic in frequency domain and gain compression depending on input acoustic pressures while achieving the best power-area product per channel.
The rest of the paper is organized as follows. Section 2 shows the design overview of the proposed gammachirp filterbank chip. Section 3 describes the stochastic gammachirp-filter circuits based on the FRNG technique. Section 4 evaluates the proposed chip and compares with related works. Section 5 concludes this paper.
Design overview of compressive gammachirp filterbank chip

Compressive gammachirp filter
Gammatone filters [3, 4] and gammachirp filters [5] [6] [7] [8] are promising techniques for advanced speech communication systems as these filters exhibit similar responses to the impulse responses of basilar membrane. As opposed to the gammatone filter, the gammachirp filter is asymmetric, providing a more realistic auditory filtering for models of auditory perception. A gammachirp filter is represented by an impulse response [5] defined as follows:
where a is a constant, M is the order of the filter, b is the bandwidth of the filter, f r (Hz) is the asymptotic frequency of the filter, c is a parameter for the frequency modulation on the chirp rate, and φ is the steering phase. In this paper, a is set to 1 and φ is set to 0 used [10] and M =4 and b=1.019 are used in [6] . ERB(f r ) is the equivalent rectangular bandwidth of the auditory filter at f r , where ERB(f r ) is 24.7+0.108f r . The frequency response of the gammachirp filter is represented [6] as follows:
where G T (f ) is the frequency response of a gammatone filter [3] and H C (f ) is the frequency response of an asymmetric compensation filter. The gammatone filter is represented by an impulse response that is the product of a gamma distribution and a sinusoidal tone as follows:
The transfer function of the gammatone filter in digital domain, H(z), is described using an 8th-order digital IIR filter as follows:
where
The transfer function is realized by four cascaded IIR filters. The detail of the gammatone filter is described in [12] . The asymmetric compensation filter is designed using a cascaded digital filter defined as follows:
where N =4 is used [6] . The digital filter at each section is designed using an IIR filter as follows:
The parameters of p 0 , p 1 , and p 2 determined in [8] are used in this paper. Figure 1 shows the frequency responses of a gammachirp filter at f r =4 kHz, f s =16 kHz, and c=−2, where f s is a sampling frequency. In addition, in case of a compressive gammachirp filters, the gains of the gammachirp filters are compressed when the input acoustic pressures are high as shown in Fig. 2. 
Filterbank design
A system architecture of the 32-channel compressive gammachirp filterbank chip is shown in Fig. 3 . The input signal is a signed 11-bit width at the sampling frequency (f s ) = 48 kHz with a control The gammachirp filters are designed using a cascaded connection of 2nd-order IIR filters as shown . Gammachirp filter designed using gammatone (top) and asymmetric compensation filters (bottom). Each filter is designed using a four-cascaded 2nd-order IIR filter. in Fig. 6 . The asymmetric characteristics of the gammachirp filters are realized by combining the symmetric gammatone filters and asymmetric compensation filters.
Stochastic circuit implementation 3.1 Stochastic computation
Stochastic computation has been recently studied for several applications, such as low-density paritycheck (LDPC) decoding [22, 23] , image processing/recognition [24] [25] [26] [27] , and digital filters [12, [28] [29] [30] .
In stochastic computation, information is carried by the frequency of ones in a sequence based on unipolar coding or bipolar coding. In this paper, unipolar coding is used. A value a is a = P a , (0 ≤ a ≤ 1), where the probability of observing a '1' to be P a =Pr(a(t) = 1) for a sequence of bits, a(t). A multiplier is simply designed using a 2-input AND gate [17] shown in Fig. 7 . Figure 8 shows a 2nd-order IIR filter based on stochastic/binary hybrid computation in unipolar coding. In the hybrid design, multipliers are designed based on stochastic computation while adders are designed based on binary logic [31] . As unipolar coding represents only positive values, sign bits with stochastic bit streams are used to represent negative values. Hence, multiplications are realized using a 2-input AND gate and a 2-input XOR gate in the stochastic IIR filter. The hybrid IIR filter is designed for the gammachirp filters and hence it is hard to compare with other stochastic IIR filters [29] [30] [31] , directly. Binary-to-stochastic (B2S) and stochastic-to-binary (S2B) converters are described in Fig. 9 . The timing diagrams are shown in Fig. 10 . In B2S, firstly, a binary input signal is determined whether it is positive or negative using the sign inversion block. The length of the stochastic bit stream, N sto , is (N cyc − 1), where N cyc is the number of cycles for an operation in binary domain. Then, the absolute value of the input signal is compared with random values generated by a linear feedback shift register (LFSR) in order to generate a stochastic bit stream. In addition, a sign bit is generated to represent negative values.
IIR filters based on hybrid stochastic/binary computation
Using stochastic bit streams and sign bits, multiplications are carried out in stochastic domain for N sto cycles. In S2B, the number of 1's in a stochastic bit stream is counted for N sto cycles and is then converted back to a binary signal for a cycle. The binary signal is changed to negative, if the sign bit is "1".
Fixed random-number generation (FRNG) for reducing noise signals
The stochastic gammachirp filters are designed using the cascaded connection of the stochastic gammatone filters and the asymmetric compensation filters as shown in Fig. 6 . In the stochastic IIR filters, there are signal variabilities as random number sequences are used in B2S. The signal variabilities induce unwanted frequency components on signals and hence generate noise signals. As the noise signals are added at each IIR filter, the output signals of the stochastic gammachirp filters are with a large noise at the end.
To reduce the noise signals added at each section, a fixed random-number-generation (FRNG) technique is introduced. This technique is similar to [18] that reuses random number sequences. However, the hardware implementation is different, where the technique in [18] uses a memory that stores the random number sequences generated by software in advance. In the conventional random- number generation (RNG), random numbers are generated using LFSRs to generate stochastic bit streams. Normally, the repeating cycle of LFSRs is longer than N cyc in stochastic computation because longer cycles tend to exhibit randomness. Hence, at every operation, different random-number sequences are used as shown in Fig. 11(a) . However, the randomness induces the noise signals in the stochastic IIR filters.
The FRNG exploits fixed random-number sequences to reduce the randomness as shown in Fig. 11(b) . In FRNG, the same random-number sequence is used at every operation. The same Fig. 11 . Random number sequences used in B2S based on (a) conventional random number generation (RNG) and (b) fixed random number generation (FRNG). In FRNG, the same random number sequence is used at every operation. sequence mitigates the randomness and hence reduces the noise signals in the stochastic IIR filters. The same random-number sequence at every operation can be generated when the bit width of LFSRs is log 2 N cyc , where the repeating cycle is N sto (= (N cyc − 1) ). Figure 12 shows the simulated output signal (y1) of the 1st section of the filter when an input signal is a sinusoidal wave of a frequency (f In ) = 163 Hz using MATLAB. In the conventional RNG, the bit widths (n) of the LFSRs are determined with a condition of ((2 n − 1) > N sto ) for sufficient enough bit lengths. However, the random number sequences generated using the LFSRs are different per operation, which cause noisy signals. Hence, the magnitude responses with the conventional RNG exhibit small dynamic ranges. To cope with the issue, the FRNG generates the same random sequence every operation by a condition of ((2 n −1) = N sto ). The same random sequence reduces the variability of data values between operations, which leads to less noisy signals and higher dynamic ranges (40 dB and 61 dB) increases with N sto = 2 10 − 1 at channel 28 than the conventional RNG. Figure 13 shows the 32-channel stochastic gammachirp filterbank chip using TSMC 65 nm CMOS general-purpose process with the chip area of 3.2 mm 2 . The performance is evaluated using the test environment that includes Digilent Genesys 2 FPGA and Keysight N6705B shown in Fig. 14 . The fabricated chip operates from VDD = 1.0V to 0.55V at nominal temperature, which exhibits gammachirp filter responses. The clock frequency is f s * N sto , where f s is 48 kHz and is variable depending on N sto . By changing N sto and the frequency, the gain compressions are realized. Figure 15 shows the power dissipation vs. N sto of the proposed chip with the supply voltage of 0.55 V. In case of a low clock-frequency region (< 10 MHz), the power dissipations are not strongly reduced by lowering the clock frequency as the total power dissipation is dominated by the static power dissipation. Figure 16 shows energy/sample vs. N sto of the proposed chip with the supply voltage of 0.55V. showing the symmetric feature of the gammatone filter and the asymmetric feature of the gammachirp filter. Figure 18 shows comparisons of magnitude responses of the filterbank at channel 28 between floating-point result and proposed stochastic result with N sto =2 10 − 1. Figure 19 shows gain-compression features controlled by N sto at channel 28. By changing N sto , the gain compressions are realized because smaller N sto lowers the computation accuracy and hence the dynamic range. Table I shows performance comparison tables with the related works [19] [20] [21] . All the conventional filterbanks are designed using analog circuits with different processes and configurations. In terms of the features, the proposed chip is the first silicon that realizes both asymmetric characteristic in frequency domain and gain compression depending on input acoustic pressures. Theoretically, the gammachirp filters can be designed using analog circuits. However, as the gammachirp filters are narrow-band bandpass filters, it is difficult to design high-performance gammachirp filters using analog circuits. It is because the narrow-band filters cause low dynamic ranges and high sensitivity in devices [32] . Using many analog devices, the filter characteristics could be improved, however, the circuit sizes would be unrealistic.
Evaluation
In terms of power dissipation per channel, the proposed circuit achieves around 6x smaller than the conventional work [19] that contains the gain compression feature. The area per channel of the proposed circuit is the 2nd smallest among the conventional works. In terms of technology scaling, it is hard for analog circuits to be scaled down because of the process variability. In contrast, the proposed stochastic filter can be further scaled down to recent technology nodes. The number of channels of the proposed filter is smaller than that of the conventional works due to the limitation of the size of the chip, however, it can be increased using larger chips. As a result, the proposed chip realizes both asymmetric characteristic in frequency domain and gain compression depending on input acoustic pressures while achieving the best power-area product per channel.
Conclusion
In this paper, the compressive gammachirp filterbank chip based on stochastic computation has been presented for brain-inspired area/power-efficient auditory signal processing. The FRNG technique reduces the noise signals at the output of the stochastic gammachirp filters by mitigating the randomness of stochastic computation, leading to the high gains with the short length of the stochastic bit streams. In addition, gain-compression characteristics depending on input acoustic pressures known as human auditory effects are naturally realized by changing the lengths of the stochastic bit streams. The proposed filterbank chip is fabricated using TSMC 65 nm CMOS process that achieves 715-2,585 μW with the sampling frequency of 48 kHz and the chip area of 3.2 mm 2 . In comparison with the related works, the proposed chip is the first silicon that realizes both asymmetric characteristic in frequency domain and gain compression depending on input acoustic pressures while achieving the best power-area product per channel.
